

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/642,654	08/19/2003	Toshio Miyazawa	520.39294CX1	3745
20457	7590 10/01/2004		EXAM	INER
ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET			PARKER, KENNETH	
SUITE 1800	1 SEVENTEENTH STR	EEI	ART UNIT	PAPER NUMBER
ARLINGTON, VA 22209-9889			2871	

DATE MAILED: 10/01/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/642,654	MIYAZAWA ET AL.				
Office Action Summary	Examiner	Art Unit				
	Kenneth A Parker	2871				
The MAILING DATE of this communication app	ears on the cover sheet with the c	orrespondence address				
Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on	<u>_</u> .					
,	action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ☐ Claim(s) 1-6 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-6 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or						
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)	" 					
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail D					
3) Notice of Draitsperson's Patent Drawing Review (F10-946) 3) Notice of Draitsperson's Patent Drawing Review (F10-946) Paper No(s)/Mail Date 2/11/04; 1/14/03; 8/14/2∞3		Patent Application (PTO-152)				

Art Unit: 2871

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al 5933205 in view of Hasegawa 5064799, Takahashi et al 5712496, and Ipri 4597160, Morosawa JP10200120.

The primary reference shows regarding claim 1: A liquid crystal display device provided with a pixel area on a substrate having a plurality of gate lines, a plurality of drain lines, a plurality of thin film transistors and a plurality of pixel electrodes corresponding to said plurality of thin film transistors, and a drive circuit area disposed at a periphery of said substrate and having a drive circuit for driving said plurality of thin film transistors, said plurality of thin film transistors comprising: a polycrystalline silicon semiconductor layer formed on said substrate, a gate electrode formed on said polycrystalline silicon semiconductor layer with a gate insulating film interposed therebetween, an insulating film to cover said polycrystalline silicon semiconductor layer, said gate insulating film and said gate electrode, a drain electrode formed on said insulating film and electrically connected to said polycrystalline silicon semiconductor layer, and a source electrode formed on said insulating film, spaced

Art Unit: 2871

from said drain electrode and electrically connected to said polycrystalline silicon semiconductor layer. However the reference lacks the unevenness of a surface of said polycrystalline silicon semiconductor layer being within 10% of a thickness of said polycrystalline silicon semiconductor layer, and variations of positions of peaks of depth distributions of concentration of impurities introduced into said polycrystalline silicon semiconductor layer to determine a conductivity type thereof being within 10% of said thickness of said polycrystalline silicon semiconductor layer, said positions of said peaks being with respect to a surface of said substrate.

The primary reference lacks regarding claim 2 the unevenness of said surface of said polycrystalline silicon semiconductor layer and said variations of positions of the peaks of depth distributions of concentration of the impurities are present under said gate insulting film.

The primary reference shows regarding claim 3: A liquid crystal display device provided with a pixel area on a substrate having a plurality of gate lines, a plurality of drain lines, a plurality of thin film transistors and a plurality of pixel electrodes corresponding to said plurality of thin film transistors, and a drive circuit area disposed at a periphery of said substrate and having a drive circuit for driving said plurality of thin film transistors, said plurality of thin film transistors comprising: a polycrystalline silicon semiconductor layer formed on said substrate, a gate electrode formed on said polycrystalline silicon semiconductor layer with a gate insulating film interposed there between, an insulating film to cover said polycrystalline silicon semiconductor layer,

Art Unit: 2871

said gate insulating film and said gate electrode, a drain electrode formed on said insulating film and electrically connected to said polycrystalline silicon semiconductor layer, and a source electrode formed on said insulating film, spaced from said drain electrode and electrically connected to said polycrystalline silicon semiconductor layer. However the reference lacks the unevenness of a surface of said polycrystalline silicon semiconductor layer being within 10% of a thickness of said polycrystalline silicon semiconductor layer.

The primary reference lacks regarding claim 4 the unevenness of said surface of said polycrystalline silicon semiconductor layer is present under said gate insulating film.

The primary reference shows regarding claim 5: A liquid crystal display device provided with a pixel area on a substrate having a plurality of gate lines, a plurality of drain lines, a plurality of thin film transistors and a plurality of pixel electrodes corresponding to said plurality of thin film transistors, and a drive circuit area disposed at a periphery of said substrate and having a drive circuit for driving said plurality of thin film transistors, said plurality of thin film transistors comprising: a polycrystalline silicon semiconductor layer formed on said substrate, a gate electrode formed on said polycrystalline silicon semiconductor layer with a gate insulating film interposed there between, an insulating film to cover said polycrystalline silicon semiconductor layer, said gate insulating film and said gate electrode, a drain electrode formed on said insulating film and electrically connected to said polycrystalline silicon semiconductor layer, and a source electrode formed on said insulating film,

Art Unit: 2871

spaced from said drain electrode and electrically connected to said polycrystalline silicon semiconductor layer.

However, the reference lacks variations of positions of peaks of depth distributions of concentration of impurities introduced into said polycrystalline silicon semiconductor layer to determine a conductivity type thereof being within 10% of said thickness of said polycrystalline silicon semiconductor layer, said positions of said peaks being with respect to a surface of said substrate.

The primary reference lacks regarding claim 6 the variations of positions of the peaks of depth distributions of concentration of the impurities are present under said gate insulating film.

So the two missing element from the claims are the flatness of the layer and the evenness of the doping (the roughness under the gate electrode insulator is inherent as no one gets the roughness down to zero). Regarding the smoothness, the secondary references indicate that keeping the surface smooth improves the device performance. Takahashi et al indicates that the roughness should be kept to a few nm in the abstract, which is less then 10% of the 100nm thickness mentioned in the reference. Hasegawa indices that the surface should be smooth (as possible- abstract, and less than 10 angstroms in spec) and that that enables the ability to control doping depth (col. 6, lines 30-49). Ipri indicates creating a smooth surface is desirable and that it gives good device properties (abstract). Therefore in the device of Yamazaki it

would have been obvious to one of ordinary skill to retain as smooth a surface as possible (including within 10% or better) for the purposes of better device properties.

The smooth surface should enable better control of doping depth, but also Hasegawa indicates discusses it as desirable (in the connection with the discussion of giving even device properties it is described as an end goal). Therefore it would have been inherent to the Yamazaki device as modified above, but also obvious to one of ordinary skill as the it was indicated as desirable.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kenneth A Parker whose telephone number is 571-272-2298. The examiner can normally be reached on M-F 10:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert H. Kim can be reached on 571-272-2293. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 7

Application/Control Number: 10/642,654

Art Unit: 2871

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Kenneth A Parker Primary Examiner Art Unit 2871